


**Single Cycle Read/Write/WriteBack Pipeline, Full-Wordline I/O DRAM
Architecture with Enhanced Write and Single Ended Sensing**

APPENDIX

5 Thirteen figures are attached as appendix pages A2 to A14, schematically showing examples of embodiments of the invention.


eDRAM Macro Comparison



Narrow I/O penalty: either 4 x macro power and area or slower performance
LP, HP => Wide I/O architecture => Single ended, small swing sensing (x-couple SA => more power !!)
Power saving and performance improvement by full word-line wid I/O and small swing sensing

AZ

Sense Amplifier Characteristic and Margin



PSA Input (V)


VB_{LH} = 1 V, V_{DD} = 1.1 V, V_{LL} = 0.5 V

Cell transfer ratio: BL 128 = 1/3, BL 256 = 1/5

Cell	Best case 0 V	Worst case 0.4 V	Worst case 0.6 V	Best case 1 V
BL 128	0.67 V	0.8 V	0.87 V	1.0 V
BL 256	0.6 V	0.88 V	0.92 V	1.0 V

PSA Gain

Stage1	0.20 / 0.04 = 5
Stage1 (av)	0.52 / 0.20 = 2.6
Two stage	0.40 / 0.04 = 10
Two stage (av)	0.50 / 0.20 = 2.5



VB_{LH} = 1 V, V_{DD} = 1.1 V, V_{LL} = 0.5 V
Cell transfer ratio: BL 128 = 1/3, BL 256 = 1/5


	Read 0 (wic):	Read 1:	Write 0:	Write 1:
VBL	0.75V(BL 128)	1 V	0 V	1 V
Vsa	0.95 V	0.35 V	1 V	0.2 V
VGBL	0.5 V	0.5 V	1 V	1 V

VBL(read1) > VrefSA + VtSA >= VBL(read0)
SAVref = 0.2 V, SAVt = 0.8 V (HVt nfet) or
SAVref = 0 V, psabias = - 0.5 V st VtSA ~ 0.8 V

1st Stage	W pfet/nfet	700 nm / 400 nm
	Vt pfet/nfet	0.7 V / 0.8 V
2nd Stage	W pfet/nfet	8 u / 3 u
	Vt pfet/nfet	0.3 V / 0.3 V

A3


Cell, BL, Vsa, GBL, SSA Voltages



VBLH = 1 V, VDD = 1.1 V, VLL = 0.5 V
 Cell transfer ratio: BL 128 = 1/3, BL 256 = 1/5

A4

Short Cycle R/W/r Pipeline with Concurrent Operations




- Single cycle Read_restore converted into 2 cycles Read, restore pipeline
- restore cycle allows other banks to do concurrent Read/Write

R/W/r pipeline allows:

Concurrent R, W and restore_ops in different arrays in a macro



Fine grain controls for performance:

Destructive_Read (R)	1 cycle
Write (W)	2 cycle
Read_restore (Rr)	2 cycles
ReadModifyWrite(R,W)	2 cycles
Refresh (Rr)	2 cycles





A5

Concurrent Pipeline Operations of Arrays and GBL (potential)




GBL pipeline operations





A 7


Circuit Simulation



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL

A 8


Simulated Waveform (Single Cycle R/W/Wb, 3.3 ns)



256 WL, 128 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

A 10


Simulated Waveform (Single Cycle R/W/Wb, 4ns cycle)



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

0 11



Simulated Waveform (Single Cycle R/W/Wb, 3.3 ns)



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

A 1Z

Simulated Waveform (Single Cycle W, RWb, 5 ns)



512 WL, 256 BL, 1024 BLP, VBLH=1V, VDD=1.1V, VPP=2V, 1pF-2KOhm GBL, VrefSA = 0V, VthSA = HVT

A 13

Low Power, Short Singl Cycle R/W/Wb Pipeline, Small Voltage Swing, Enhanced Write, Full-WL I/O, Multi-Bank EDRAM Macro

